

EE105


**Microelectronic Devices and Circuits:
MOS Large Signal Model and Bias Circuits**

Prof. Ming C. Wu

wu@eecs.berkeley.edu

511 Sutardja Dai Hall (SDH)

Saturation Region ($v_{DS} > v_{OV}$)



When $0 \leq v_{DS} \leq v_{OV}$

$$\left(i_D = \mu_n C_{ox} \frac{W}{L} \left(v_{OV} v_{DS} - \frac{1}{2} v_{DS}^2 \right) \right)$$


This is called the "Triode Region"

When $v_{DS} > v_{OV}$,

$$\left(i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} v_{OV}^2 \right)$$

This is called "Saturation Region"

Drain Current vs Gate Voltage



In Saturation Region

$$i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} v_{OV}^2$$
$$= \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (v_{GS} - V_m)^2$$



To experimentally determine V_m :

Measure and plot $\sqrt{i_D}$ versus v_{GS}

$$\sqrt{i_D} = \sqrt{\frac{1}{2} \mu_n C_{ox} \frac{W}{L}} (v_{GS} - V_m)$$

V_m = intercept with horizontal axis

Analog Voltage Amplifier



- DC bias at Quiescent (Q) point
- Small-signal input superimposed on a DC bias voltage
- Symbol used in this course:

$$v_{GS} = V_{GS} + v_{gs}$$

- Need to know the transistor's I-V characteristics to find the voltage gain (and other properties of the amplifier)

Diode-Connected Transistor

With Gate connected to Drain, it becomes a 2-terminal device.

This is called "diode-connected transistor"

In this configuration, the transistor is always in "Saturation".

Its I-V relationship is:

$$i = I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} v_{OV}^2$$

$$v_{GS} = v_{DS} = v$$

$$v_{OV} = v_{GS} - V_{tn} = v - V_{tn}$$

$$I_{D,sat} = I_D = i = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (v - V_{tn})^2$$

$$\begin{aligned} v_{OV} &= v_{DS} - V_{t,n} \\ &= v - V_{t,n} \end{aligned}$$

First Question:

Is FET in triode or Saturation ?



Assume ~~triode~~ → test.

$$v_{DS} : v_{OV} = v_{GS} - V_{t,n} \quad (+)$$

$$v_{DS} = v_{GS} > v_{OV}$$

$$D = G$$


⇒ FET is in Saturation



Example Circuit (1)

Design Problem: → Need set I_D , V_{DS}

Determine R_S and R_D such that the NMOS is biased at $I_D = 0.4\text{mA}$ and $V_D = 0.5\text{V}$. The NMOS has $V_t = 0.7\text{V}$, $\mu_n C_{ox} = 100\mu\text{A}/\text{V}^2$, $L = 1\mu\text{m}$ and $W = 32\mu\text{m}$.



Choose $V_D = 0.5\text{V}$

$$I_D = 0.4\text{mA} = \frac{V_{DD} - V_D}{R_D}$$

Need MOSFET in Saturation

Solution:

$$R_D = \frac{V_{DD} - V_D}{I_D} = \frac{2.5 - 0.5}{0.4} = 5\text{k}\Omega$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} v_{OV}^2 = 0.4\text{mA} \rightarrow v_{OV} = 0.5\text{V}$$

(channel length modulation can usually be ignored when solving DC bias)

$$v_{GS} = V_t + v_{OV} = 0.7 + 0.5 = 1.2\text{V}$$

$$V_G = 0 \text{ (grounded)} \rightarrow V_S = -1.2\text{V}$$

$$R_S = \frac{V_S - V_{SS}}{I_D} = \frac{-1.2 - (-2.5)}{0.4} = 3.25\text{k}\Omega$$

$$V_{GS} = v_{OV} + V_t, n$$

$$= 0.5 + 0.7 = 1.2\text{V}$$

$$R_S = \frac{(1.2 - (-2.5))\text{V}}{0.4\text{mA}}$$